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2
where K is

PASSIVE EQUALIZER AND HIGH-SPEED
DIGITAL SIGNAL TRANSMISSION SYSTEM
USING THE SAME

2R

Zo + 2R

CROSS-REFERENCE TO RELATED
APPLICATIONS

S1 is R/L, and S2 is

This application claims the benefit of Korean Patent Appli
cation No. 10-2013-0043426, filed on Apr. 19, 2013 in the
Korean Intellectual Property Office, the disclosure of which is
incorporated herein by reference.
BACKGROUND
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2L
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connected in series to a first transfer line, third and fourth

ance, and a resistor connected in series between the first
inductor and the second inductor.

The first impedance may be connected to an input terminal
and the second impedance may be connected to an output
terminal.
25

The third impedance may be connected to an input terminal
and the fourth impedance may be connected to an output
terminal.

A transfer function (TF) as transfer characteristics of the
passive equalizer may be calculated according to Expression

As described above, since data, which was divided and

transmitted through a variety of channels in a parallel con
figuration, conventionally, is transmitted through one chan
nel, data to be transmitted per channel has increased in capac
ity and transmission of digital signals at high speed has
developed accordingly.

In accordance with another aspect of the present disclo
Sure, a passive equalizer includes first and second impedances
impedances connected in series to a second transfer line, a
first inductor connected in parallel between the first imped
ance and the second impedance, a second inductor connected
in parallel between the third impedance and the fourth imped

1. Field

Embodiments of the present disclosure relate to a passive
equalizer and a high-speed digital signal transmission system
using the same.
2. Description of the Related Art
Recently, for reduction in the number of inputs/outputs
(I/O) and cables, reduction in electromagnetic interference
(EMI), and thermal reduction design concept, most methods
of transmitting digital signals have used a serial link instead
of a conventional parallel link.

Zo +2R

30

1 below:

TF = k(HE)
1 + SfS2

(1)

35

SUMMARY

where K is

Therefore, it is an aspect of the present disclosure to pro
vide a passive equalizer and a high-speed digital signal trans
mission system using the same, which each restore signals
that have been deteriorated during transmission of high-speed
digital signals, thereby reducing a bit error rate (BER) at a

40

S1 is R/L, and S2 is

receiver end.

Additional aspects of the disclosure will be set forth in part
in the description which follows and, in part, will be obvious
from the description, or may be learned by practice of the

45

disclosure.

In accordance with one aspect of the present disclosure, a
passive equalizer includes first and second impedances con

50

nected in series to a transfer line, an inductor connected in

parallel between the first impedance and the second imped

ance, a resistor connected in series to the inductor, and a

ground connected in series to the resistor.
The first impedance may be connected to an input terminal
and the second impedance may be connected to an output

55

terminal.

A transfer function (TF) as transfer characteristics of the
passive equalizer may be calculated according to Expression
1 below:

60

In accordance with another aspect of the present disclo
Sure, a high-speed digital signal transmission system includes
a transmitter to transmit a signal, a channel formed between
the transmitter and a receiver, to transmit a frequency of a
signal transmitted from the transmitter or another device, the
receiver to receive and output a signal, and a passive equalizer
formed between the transmitter and the receiver, to compen
sate for a frequency of a signal received through an input
terminal along a transfer line and to equalize transfer charac
teristics up to a maximum frequency.
The passive equalizer having a single-ended line as the
transfer line may include first and second impedances con
nected in series to a transfer line, an inductor connected in

parallel between the first impedance and the second imped

ance, a resistor connected in series to the inductor, and a

TF = k(HE)
1 + SfS2

(1)
65

ground connected in series to the resistor.
The passive equalizer having differential lines as the trans
ferline may include first and second impedances connected in
series to a first transfer line, third and fourth impedances
connected in series to a second transfer line, a first inductor

US 9,094,240 B2
3
connected in parallel between the first impedance and the
second impedance, a second inductor connected in parallel
between the third impedance and the fourth impedance, and a
resistor connected in series between the first inductor and the
second inductor.

A transfer function (TF) as transfer characteristics of the
passive equalizer may be calculated according to Expression
1 below:
10

(1)
1 + SfS2

where K is

15

4
FIG. 4 is a block diagram of a high-speed digital signal
transmission system according to another embodiment of the
present disclosure;
FIG. 5 is a block diagram of a high-speed digital signal
transmission system according to another embodiment of the
present disclosure;
FIG. 6 is a diagram illustrating a structure of a passive
equalizer having a single-ended line;
FIG. 7 is a diagram for explanation of a structure for for
mation of a Substrate of a passive equalizer;
FIG. 8 is a diagram illustrating a structure of a passive
equalizer having differential lines;
FIG. 9 is a graph illustrating a frequency response curve of
a passive equalizer;
FIG. 10 is a graph for explanation of an application result
of a passive equalizer; and
FIGS. 11, 12A and 12B are graphs for explanation of signal
improvement effects after a passive equalizer is applied.
DETAILED DESCRIPTION

S1 is R/L, and S2 is
25

The passive equalizer may be formed between the trans
mitter and the channel.

The passive equalizer may be formed between the channel

30

and the receiver.

Exemplary embodiments will now be described more fully
with reference to the accompanying drawings to clarify
aspects, features and advantages of the present disclosure. In
the drawings, the same elements are denoted by the same
reference numerals. In the description of the present disclo
Sure, certain detailed explanations of related art are omitted
when it is deemed that they may unnecessarily obscure the
essence of the disclosure. It will be understood that, although
the terms first, second, etc. may be used herein to distinguish
one element from another element, these elements should not

The channel may include a first channel and a second
channel, and the passive equalizer may be formed between

be limited by the terms.

the first channel and the second channel.

of the present disclosure, examples of which are illustrated in
the accompanying drawings.
FIG. 1 is a block diagram of a high-speed digital signal
transmission system 100 according to an embodiment of the
present disclosure. FIG. 2 is a block diagram of a high-speed
digital signal transmission system 100 according to another
embodiment of the present disclosure. FIG. 3 is a block dia
gram of a high-speed digital signal transmission system 100
according to another embodiment of the present disclosure.
FIG. 4 is a block diagram of a high-speed digital signal
transmission system 100 according to another embodiment of
the present disclosure. FIG. 5 is a block diagram of a high
speed digital signal transmission system 100 according to
another embodiment of the present disclosure.
As illustrated in FIGS. 1 through 5, the high-speed digital
signal transmission system 100 may include, for example, a
transmitter 110, a passive equalizer 120, a channel 130, and a

The passive equalizer may include a first passive equalizer
and a second passive equalizer, the first passive equalizer may

Reference will now be made in detail to the embodiments
35

be formed between the transmitter and the channel, and the

second passive equalizer may beformed between the channel
and the receiver.

The high-speed digital signal transmission system may

40

further include an active device formed between the transmit
ter and the receiver.

In accordance with another aspect of the present disclo
Sure, a high-speed digital signal transmission system includes
a transmitter to transmit the high-speed digital signal, a
receiver to receive the high-speed digital signal and to output
the received signal, and a passive equalizer formed between
the transmitter and the receiver to equalize transfer charac
teristics of the high-speed digital signal up to a maximum
frequency.

45

50

receiver 140.

BRIEF DESCRIPTION OF THE DRAWINGS

These and/or other aspects of the disclosure will become
apparent and more readily appreciated from the following
description of the embodiments, taken in conjunction with the
accompanying drawings of which:
FIG. 1 is a block diagram of a high-speed digital signal
transmission system according to an embodiment of the
present disclosure;
FIG. 2 is a block diagram of a high-speed digital signal
transmission system according to another embodiment of the
present disclosure;
FIG. 3 is a block diagram of a high-speed digital signal
transmission system according to another embodiment of the
present disclosure;

55
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In more detail, the transmitter 110 may transmit a signal. In
this case, the transmitter 110 may refer to a component that
converts a signal. Such as a, Voice, music, a television (TV)
image, a telegraph code, data, etc. into an electrical signal and
transmits the electrical signal in the form of current transmit
ted through an electrical cable, a waveguide, or a line of a
printed circuit board (PCB) line.
The channel 130 may be formed between the transmitter
110 and the receiver 140 and transmit or convey a frequency
of a signal transmitted from the transmitter 110 or other
devices. In this case, the channel 130 may be configured to
transmit a signal between the transmitter 110 and the receiver
140 and may include a board, a cable, a connector, a socket, a
wireless transmission medium, etc. The aforementioned

devices may refer to components that are disposed upstream
of the channel 130 as well as the passive equalizer 120.

US 9,094,240 B2
6
high-speed digital signal transmission system 100 may
include the transmitter 110, the first passive equalizer 120a,
the channel 130, the second passive equalizer 120b, and the
receiver 140, which are sequentially connected to each other

5

The receiver 140 may receive a signal and output the signal.
In this case, the receiver 140 may refer to a component to
restore the received signal into sound, an image, a text, or a
code and to receive the signal.
The passive equalizer 120 may be formed between the
transmitter 110 and the receiver 140 and may compensate for
attenuation infrequency of a signal that is received through an
input terminal along a transfer line to equalize transfer char
acteristics up to a maximum frequency. That is, the passive
equalizer 120 may compensate for frequency-dependent

in the order stated.

As illustrated in FIG. 5, the high-speed digital signal trans
mission system 100 may further include an active device 150
formed between the transmitter 110 and the receiver 140. In
10

attenuation at a transmitter terminal or receiver terminal of a

high-speed serial link used in a variety of high-performance
mobile devices. In this case, the maximum frequency may
refer to a frequency indicating a range from an initial fre
quency, which needs to be equalized. A transfer line repre

15

sents a line that is formed of a conductor to transfer electric

signals.
The passive equalizer 120 may be a component to restore a

high-speed digital signal that has been deteriorated in a high
speed serial link in a variety of high-performance mobile
devices such as a cellular phone, a personal computer (PC) a
tablet PC, a notebook computer, a personal digital assistant
(PDA), etc. In this regard, a passive device (e.g., a resistor, an
inductor, etc.) may be used as the passive equalizer 120. In
this case, the resistor may be a fixed resistor or a variable
resistor. The inductor may be a component that induces a
Voltage in proportion to a change in current.
In general, deterioration refers to attenuation, delay distor
tion, noise, etc. Among these, according to embodiments of
the present disclosure, deterioration may refer to attenuation.
Attenuation refers to a phenomenon in which a signal is
reduced in amplitude during transmission through a transmis
sion media. Delay distortion refers to a phenomenon in which
a signal is modified in form from an original signal due to
different periods of time taken to transmit signals to a receiver
according to frequency. In addition, noise may include ther
mal noise, intermodulation noise, crosstalk, echo, fading,
impulsive noise, etc.
The passive equalizer 120 included in the high-speed digi
tal signal transmission system 100 may be embodied as illus
trated in FIGS. 1 through 5.
As illustrated in FIG. 1, first, the passive equalizer 120 may

25
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45

50

connected to each other in the order stated.

As illustrated in FIG.3, the channel 130 may include a first

channel 130a and a second channel 130b. In this case, the
passive equalizer 120 may be formed between the first chan

55

nel 130a and the second channel 130b. Thus, the high-speed
digital signal transmission system 100 may include the trans
mitter 110, the first channel 130a, the passive equalizer 120,
the second channel 130b, and the receiver 140, which are
sequentially connected to each other in the order stated.

130. The second passive equalizer 120b may be formed
between the channel 130 and the receiver 140. Thus, the

That is, the high-speed digital signal transmission system 100
may include both the passive equalizer 120 and the active
device 150. In this case, the active device 150 may refer to any
component including an active device.
The arrangement structure of the passive equalizer 120 is
not limited to the above structure. That is, the passive equal
izer 120 may be formed between the transmitter 110 and the
receiver 140 or may be formed between the transmitter 110
and the receiver 140 and may have any arrangement structure
as long as the passive equalizer 120 is embodied together with
the active device 150. That is, the passive equalizer 120 com
pensates for frequency-dependent attenuation of a digital sig
nal transmitted through the transmitter 110 to transmit the
digital signal to the receiver 140, and thus, the passive equal
izer 120 may be disposed any place at which the entire chan
nel response may be equalized.
FIG. 6 is a diagram illustrating a structure of a passive
equalizer 200 having a single-ended line. An example in
which a transfer line 201 is a single-ended line will be
As illustrated in FIG. 6, the passive equalizer 200 having a
single-ended lineas the transfer line 201 may include first and
second impedances 210 and 220 connected in series to the
transfer line 201, an inductor L. 230 connected in parallel
between the first impedance 210 and the second impedance
220, a resistor R 240 connected in series with the inductor L

230, and a ground 250 connected in series with the resistor R
240. That is, the inductor L230 and the resistor R240 may be
connected in parallel to impedances (the first impedance 210
and the second impedance 220). For example, the first and
second impedances 210 and 220 may be resistors, but the
present invention is not limited thereto.
In this case, the first impedance 210 may be connected to an
input terminal. IN and the second impedance 220 may be
connected to an output terminal OUT.That is, the first imped
ance 210 may be formed at an input terminal side through
which a signal is input to the passive equalizer 200 and the
second impedance 220 may be formed at an output terminal
side through which a signal is output to another component.
In addition, a transfer function TF as transfer characteris

60

As illustrated in FIG. 4, the passive equalizer 120 may
include a first passive equalizer 120a and a second passive
equalizer 120b. In this case, the first passive equalizer 120a

may be formed between the transmitter 110 and the channel

arrangement of the active device 150, the passive equalizer
120 and the channel 130 may be changed as long as the active
device 150, the passive equalizer 120, and the channel 130 are

described below.

formed between the channel 130 and the receiver 140. In this

case, the high-speed digital signal transmission system 100
may include the transmitter 110, the channel 130, the passive
equalizer 120, and the receiver 140, which are sequentially

other in the order stated. However, embodiments of the
present disclosure are not limited thereto. Thus, an order of

formed between the transmitter 110 and the receiver 140.

be formed between the transmitter 110 and the channel 130.

In this case, the high-speed digital signal transmission system
100 may include the transmitter 110, the passive equalizer
120, the channel 130, and the receiver 140, which are sequen
tially connected to each other in the order stated.
As illustrated in FIG. 2, the passive equalizer 120 may be

this case, the high-speed digital signal transmission system
100 may include, for example, the transmitter 110, the active
device 150, the channel 130, the passive equalizer 120, and
the receiver 140, which are sequentially connected to each

65

tics of the passive equalizer 200 may be calculated according
to Expression 1 below.

TF = k(HE)

(1)

US 9,094,240 B2
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OUT.That is, the first impedance 310 and the third impedance
330 may be formed at an input terminal side through which a
signal is input to the passive equalizer 300 and the second
impedance 320 and the fourth impedance 340 may be formed
at an output terminal side through which a signal is output to
another component.

7
In Expression 1 above, K may be

In addition, the transfer function TF as the transfer charac

S1 may be R/L, and S2 may be
10

In addition, Z may refer to impedance of a transfer line, R
may refer to a resistance of a resistor, L. may refer to induc
tance, and S, S1, and S2 may refer to frequencies.
FIG. 7 is a diagram for explanation of a structure for for
mation of a Substrate of a passive equalizer. An example in

15

which transfer lines are differential lines will be described
below.

As illustrated in FIG. 7, a passive equalizer having differ
ential lines as transfer lines may be formed in Such a way that
a first inductor L1 and a second inductor L2 may beformed on
a top surface of a substrate (Top, FIG. 7(A)) and a resistor R
may be formed on a bottom surface of the substrate (Bottom,
FIG. 7(B)). In this case, the first inductor L1 and the second
inductor L2 that are formed on the top surface of the substrate
may be electrically connected to the resistor R formed on the
bottom surface of the substrate through a via formed from the
top surface of the substrate to the bottom surface.

25

30

In addition, the structure for formation of the substrate of

the passive equalizer is not limited to the above-described
structure. For example, the first inductor L1, the second
inductor L2, and the resistor R may be formed on the same
plane of the substrate. In this case, the first inductor L1, the
second inductor L2, and the resistor R may be electrically
connected to each other on the same plane of the Substrate,
and thus, the aforementioned via may be omitted.
FIG. 8 is a diagram illustrating a structure of a passive
equalizer 300 having differential lines. The structure of the
passive equalizer illustrated in FIG. 7 will be described as an
example.
As illustrated in FIG. 8, the passive equalizer 300 having
differential lines as transfer lines may include first and second
impedances 310 and 320 connected in series to a first transfer
line 301, third and fourth impedances 330 and 340 connected

35

40

45

in series to a second transfer line 302, a first inductor L1350

connected between the first impedance 310 and the second
impedance 320, a second inductor L2 370 connected in par
allel between the third impedance 330 and the fourth imped

50

ance 340, and a resistor R360 connected in series between the
first inductor L1350 and the second inductor L2370. That is,
the first inductor L1 350, the resistor R360, and the second

inductor L2370 that are connected in series to each other may
be connected in parallel to the first impedance 310, the second
impedance 320, the third impedance 330, and the fourth
impedance 340. In addition, the passive equalizer 300 having
differential lines may be configured in Such a way that a
virtual ground plane may be formed on the first transfer line
301 and the second transfer line 302 to have double resistance

55

S0.

The aforementioned channel response may refer to a chan
nel response of a frequency before the passive equalizer 120
is applied to the high-speed digital signal transmission system
100, the frequency response of the equalizer structure may
refer to a frequency response of the passive equalizer, and the
Sum (Equalized Channel) of frequency response may refer to
a channel response of frequency at which the passive equal
izer 120 is applied to the high-speed digital signal transmis
sion system 100.
In this case, the maximum frequency S0 up to which equal
ization is to be performed may be a Nyquist frequency of a
digital signal to be transmitted. The Nyquist frequency is /2 of
the transmitted data rate. For example, when a data rate is 10
Gbps, the Nyquist frequency may be 5 GHz.
According to embodiments of the present disclosure, as a
passive equalizer is used, channel characteristics equalized
up to a Nyquist frequency of a digital signal may not cause
distortion of a waveform of the digital signal by maintaining
signal transfer characteristics per frequency.
FIGS. 11 and 12 are graphs for explanation of signal
improvement effects after a passive equalizer is applied.
For example, when the characteristics of a printed circuit
board (PCB) line having a length of 400 mm (16 inches) are
those illustrated in FIG. 11, the passive equalizer 120 for
equalization up to a Nyquist frequency of 3 GHZ (a point A of
FIG. 11) for restoration of a serial advanced technology
attachment (SATA) 3.0 standard signal having a transfer
speed of 6 Gbps may be designed in Such a way that a resistor
R has a resistance of 37.5 Ohms and an inductor L has an

60

compared with the passive equalizer 200 having a single
ended line.

The first impedance 310 may be connected to the input
terminal IN and the second impedance 320 may be connected
to the output terminal OUT. In addition, the third impedance
330 may be connected to the input terminal IN and the fourth
impedance 340 may be connected to the output terminal

teristics of the passive equalizer 300 may be calculated
according to Expression 1 above.
FIG. 9 is a graph illustrating a frequency response curve of
a passive equalizer and illustrates a frequency response curve
of the passive equalizer before the passive equalizer is applied
to the high-speed digital signal transmission system 100. As
seen from FIG.9, the passive equalizer has characteristics to
attenuate a low frequency overall and to relatively amplify a
high frequency.
FIG. 10 is a graph for explanation of an application result
of a passive equalizer.
As illustrated in FIG. 10, a sum (Equalized Channel of FIG.
10) of a present channel response (Channel of FIG. 10) of a
high-speed serial link and a frequency response (EQ of FIG.
10) of an equalizer structure may be equalized up to a maxi
mum frequency s0. To this end, Values of a resistor R and an
inductor L, which are applied to the passive equalizer 120,
may be set. That is, the resistance and inductance of Expres
sion 1 above may be set such that the sum (Equalized Channel
of FIG. 10) of the present channel response (Channel of FIG.
10) and the frequency response (EQ of FIG. 10) of an equal
izer structure may be equalized up to the maximum frequency

65

inductance of 16 n. In this case, signal improvement effects
before (FIG. 12A) and after (FIG. 12B) the passive equalizer
is applied may be obtained as illustrated in FIG. 12.
As described above, when the passive equalizer according
to embodiments of the present disclosure is applied, signals
that have deteriorated during transmission of high-speed digi
tal signals may be restored, thereby reducing a bit error rate
(BER) at a receiver end.

US 9,094,240 B2
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As is apparent from the above description, a passive equal
izer and a high-speed digital signal transmission system using
the same may equalize channel characteristics and compen
sate for frequency-dependent attenuation to restore a dis
torted digital signal by applying the passive equalizer to a
high-speed digital transmission channel, thereby increasing a
receiving rate of the digital signal.
Although a few embodiments of the present disclosure
have been shown and described, it would be appreciated by
those skilled in the art that changes may be made in these
embodiments without departing from the principles and spirit
of the disclosure, the scope of which is defined in the claims
and their equivalents.

10

TF = k(HE)
1 + SfS2
5

where K is

10

S is R/L, and S is
15

What is claimed is:

1. A passive equalizer comprising:
first and second impedances connected in series to a trans

and where Z is an impedance of a transfer line, R is a resis

fer line;

tance, L is an inductance, and S, S1, and S2 are a first, second,

an inductor connected in parallel between the first imped
ance and the second impedance;
a resistor connected in series to the inductor, and

a ground connected in series to the resistor,
wherein a transfer function (TF) as transfer characteristics
of the passive equalizer is calculated according to
Expression 1 below:

TF = k(HE)
1 + SfS2

(1)

(1)

25
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a channel, formed between the transmitter and the receiver,

where K is

to convey the first signal transmitted from the transmit
35

S is R/L, and S is

and third frequency, respectively.
4. The passive equalizer according to claim3, wherein the
first impedance is connected to an input terminal and the
second impedance is connected to an output terminal.
5. The passive equalizer according to claim 3, wherein the
third impedance is connected to an input terminal and the
fourth impedance is connected to an output terminal.
6. A high-speed digital signal transmission system com
prising:
a transmitter to transmit a first signal;
a receiver to receive a second signal and to output the
Second signal;

40

ter, and

a passive equalizer formed between the transmitter and the
receiver, to compensate for a frequency of a third signal
received through an input terminal along a transfer line
and to equalize transfer characteristics of the third signal
up to a maximum frequency,
wherein a transfer function (TF) as transfer characteristics
of the passive equalizer is calculated according to
Expression 1 below:
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and where Z is an impedance of a transfer line, R is a resis
and third frequency, respectively.
2. The passive equalizer according to claim 1, wherein the
first impedance is connected to an input terminal and the
second impedance is connected to an output terminal.
3. A passive equalizer comprising:
first and second impedances connected in series to a first

TF = k(HE)
1 + SfS2

tance, L is an inductance, and S, S1, and S2 are a first, second,

transfer line;

(1)

where K is
50

2R

Zo +2R
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third and fourth impedances connected in series to a second

S is R/L, and S is

transfer line;

a first inductor connected in parallel between the first
impedance and the second impedance;
a second inductor connected in parallel between the third
impedance and the fourth impedance; and

Zo +2R
60

and where Z is an impedance of a transfer line, R is a resis

a resistor connected in series between the first inductor and

tance, L is an inductance, and S, S1, and S2 are a first, second,

the second inductor,

wherein a transfer function (TF) as transfer characteristics
of the passive equalizer is calculated according to
Expression 1 below:

65

and third frequency, respectively.
7. The high-speed digital signal transmission system
according to claim 6, wherein the passive equalizer includes
a single-ended line as the transfer line and comprises:

US 9,094,240 B2
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first and second impedances connected in series to the

12

transfer line;

a resistor connected in series to the inductor, and

a ground connected in series to the resistor.
8. The high-speed digital signal transmission system
according to claim 6, wherein the passive equalizer includes
differential lines as the transfer line and comprises:
first and second impedances connected in series to a first

(1)

TF = k(HE)
1 + SfS2

an inductor connected in parallel between the first imped
ance and the second impedance;
where K is

10

transfer line;

third and fourth impedances connected in series to a second

S is R/L, and S is

transfer line;

a first inductor connected in parallel between the first
impedance and the second impedance;
a second inductor connected in parallel between the third
impedance and the fourth impedance; and

15

a resistor connected in series between the first inductor and
the second inductor.

and where Z is an impedance of a transfer line, R is a resis
tance, L is an inductance, and S, S1, and S2 are a first, second,

9. The high-speed digital signal transmission system
according to claim 6, wherein the passive equalizer is formed
between the transmitter and the channel.

10. The high-speed digital signal transmission system
according to claim 6, wherein the passive equalizer is formed
between the channel and the receiver.
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11. The high-speed digital signal transmission system
according to claim 6, wherein the channel comprises a first

transfer line.

channel and a second channel, and

wherein the passive equalizer is formed between the first
channel and the second channel.
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12. The high-speed digital signal transmission system
according to claim 6, wherein the passive equalizer comprises
a first passive equalizer and a second passive equalizer,
wherein the first passive equalizer is formed between the
transmitter and the channel, and

fer line;
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the channel and the receiver.

13. The high-speed digital signal transmission system
according to claim 6, further comprising an active device
14. A high-speed digital signal transmission system com
prising:
a transmitter to transmit the high-speed digital signal;
a receiver to receive the high-speed digital signal and to
output the received signal; and
a passive equalizer formed between the transmitter and the
receiver to equalize transfer characteristics of the high
speed digital signal up to a maximum frequency,
wherein a transfer function (TF) as transfer characteristics
of the passive equalizer is calculated according to
Expression 1 below:

16. The high-speed digital signal transmission system
according to claim 14, wherein the passive equalizer includes
a single-ended line as the transfer line and comprises:
first and second impedances connected in series to a trans
an inductor connected in parallel between the first imped
ance and the second impedance;

wherein the second passive equalizer is formed between
formed between the transmitter and the receiver.

and third frequency, respectively.
15. The high-speed digital signal transmission system
according to claim 14, wherein the passive equalizer is con
figured to compensate for frequency-dependent attenuation
of the high-speed digital signal, which is received along a
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a resistor connected in series to the inductor, and

a ground connected in series to the resistor.
17. The high-speed digital signal transmission system
according to claim 14, wherein the passive equalizer includes
differential lines as the transfer line and comprises:
first and second impedances connected in series to a first
transfer line;

third and fourth impedances connected in series to a second
transfer line;
45

a first inductor connected in parallel between the first
impedance and the second impedance;
a second inductor connected in parallel between the third
impedance and the fourth impedance; and
a resistor connected in series between the first inductor and
the second inductor.
k

k

k

k

k

